An efficient method MEGCR for solving systems with multiple right-hand sides in 3-D parasitic inductance extract - Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific
نویسندگان
چکیده
With the development of the VLSI circuits, the feature size has been decreased to the deep sub-micron level, and the working frequency has reached to 3GHz. In order to assure the correctness of the IC design with high performance, the parasitic interconnect inductance and resistance should he calculated quickly and accurately. In this paper, the multipole method with modified non-uniform cube partitioning is applied to the matrix-vector products in the GCR iteration Based on the EGCR (Extended Generalized Conjugate Residual) method, this paper proposes a MEGCR method for solving systems with multiple right-hand sides (multiple RHS). Numerical results show that it runs faster than FastHenry tem’ times with comparable accuracy. Keyword Inductance extraction, PEEC, Multipole method, Multiple right-hand sides
منابع مشابه
An Integrated Hardware-Software Cosimulation Environment for Heterogeneous Systems Prototyping - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present a hardware-software cosimulation environment for heterogeneous systems. To be an efficient system verification environment for the rapid prototyping of heterogeneous systems, the environment provides interface transparency, simulation acceleration, smooth transition to cosynthesis, and integrated user interface and internal representation. As an experimental example, a...
متن کاملEMPAR: An Interactive Synthesis Environment for Hardware Emulations - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
In this paper, we present EMPAR, an interactive synthesis environment for hardware emulations. EMPAR provides an open-ended design environment for the development of hardware emulators, which is capable of supporting: (1) a variety of EM architectures (2) a variety of EM synthesis algorithms, (3) interactive control by the user, and (4) design quality analysis. An X-window based graphical user ...
متن کاملFunctional partitioning for low power distributed systems of systems-on-a-chip - Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and th
In this paper, we present a functional partitioning method for low power real-time distributed embedded systems whose constituent nodes are systems-on-a-chip (SOCs). The systemlevel specification is assumed to be given as a set of task graphs. The goal is to partition the task graphs so that each partitioned segment is implemented as an SOC and the embedded system is realized as a distributed s...
متن کاملAgent-oriented software modeling - Software Engineering Conference, 1999. (APSEC '99). Proceedings. Sixth Asia Pacific
Due to the increased applications of agents, Agent-oriented software becomes large and complex. To support systematic developments of such a software, Agent-oriented software development methodology needs to be developed. This paper focuses on modeling phase of agent-oriented software development. For the Agent-oriented software modeling, Agent Elicitation method, Intra and Inter Agent modeling...
متن کاملTest Pattern Embedding in Sequential Circuits through Cellular Automata - Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP Intern
The embedding of test patterns into a sequential circuit is the main topic of this paper. Deterministic test patterns for the sequential circuit under test are chosen to be embedded into hybrid cellular automata (CA). Test identification and C.A synthesis are performed in parallel thus overcoming results achieved by embedding pre-computed vectors. The theory of sequential test generation under ...
متن کامل